In this paper, a generic algorithm designed for the parallel evaluation of arithmetic circuits is given. This algorithm can be used in the domain of VLSI design, in order to get tight upper bounds on the computing time of a circuit. It can also be used in automatic parallelization of numerical programs, as a guide for the detection of some prede nite schemes such as dot-products or reductions. More generally, the (theoretical) algorithm presented in section 2 evaluates very quickly arithmetic straight-line programs, and its evaluation time serves as a good upper bound. This algorithm generalizes Miller, Ramachandran and Kaltofen's algorithm 18] in the sense it deals with a great variety of algebraic structures: semi-rings, rings or lattices. Our contribution resides on the one hand in a new bound for the evaluation of circuits over lattices, which improves previous results 19], and on the other hand in the unied formulation for the evaluation algorithm. This algorithm runs in O(min(logn + log d) log n; (h a + log n) log n)) parallel time, d being the \algebraic degree" (in an extended sense) of the circuit and h a the maximal number of alternances of and on a path of the circuit if the and operations de ne a lattice, with M(n) processors, where M(n) is the number of processors necessary for the multiplication of two n n matrices in the structure in O(log n) parallel time. After presenting this algorithm, its e ciency is shown on particular cases: taking as input a simple and sequential algorithm, it can be used as a \compiler" to produce a sorting circuit as fast as Cole's circuit, with logarithmic depth, or an adder equivalent to Brent and Kung's adder in terms of size and depth. These academic examples con rm the relevance of the algorithm presented here in the area of conception of fast VLSI arithmetic operators.
Introduction
In the domain of VLSI design, two questions naturally arise: the rst one is to design a circuit computing the solution of a given problem, the second one is to determine whether this circuit can be improved. It appears that in this area, the computation time of a circuit is an important criterion. Our works allows one to derive tight upper bounds on the computation time of a multi-valued boolean function.
Actually, in order to measure the quality of a VLSI circuit, two measures are used (cf. 16]): the rst one is A, the area of the chip surface that is taken up by the electronic components devoted to the considered computation; the second one is the time, T, which represents the number of clock cycles spent in a computation. It is assumed that the components of the circuit are totally synchronous. Even if this assumption is not very realistic, it is interesting since it permits to derive tight upper bounds on the complexity of actual circuits. These two quantities can be combined in order to get a new measure of the quality of a circuit, which exhibits the trade-o between the area A and the time T. It appears that with respect to the quantity AT, circuits are optimal that are not considered to be good VLSI circuits; eventually, the quantity which is widely used is AT 2 . Thus it is particularly interesting to get good upper bounds on the time T, both in terms of performance (for the user of the circuit) and of hardware cost (AT 2 cost).
Since our works focuses on T, an apparent limitation is that the quantity A is often overestimated. It appears that there exists circuits achieving our bounds on T with reasonable A; for instance, we derive automatically a logarithmic time bound from the boolean equations modeling the addition of two n-bit integers, and it is well-known that Brent and Kung 3] have proposed an adder with logarithmic time and small (linear) area. (This formed a test case for our work). Another apparent weakness of our result is that it gives asymptotic bounds on T. However, the constants are small (between 1 and 2). Moreover, our algorithm takes bene t of the algebraic properties of the boolean operations in order to derive the upper bounds, and in fact the result indicates for instance whether the associativity should be used in order to reorganize the computations or the commutativity could help more fruitfully.
Brie y stated, our work takes as input boolean equations describing the computations and describes how they can be evaluated quickly in parallel. The time of this evaluation is very often a tight upper bound on the time needed by a circuit to perform these computations; the way the boolean operations are performed often indicates how to design a real VLSI circuit achieving this time complexity with a reasonable area A. In the last section of this paper, some upper bounds for already known problems illustrate this point.
To replace this in a more general framework, we consider the problem of the evaluation of arithmetic circuits when the + and operations de ne various algebraic structures such as semi-rings, rings or lattices. The boolean algebra, which is the basic algebraic structure used for VLSI design, constitutes in fact a particular application. The term of \circuit" will be used in a more general meaning than the VLSI one; actually the parallel complexity theory is based on the notion of { uniform { boolean 2,7,21] and arithmetic 9] circuits, also called straight-line programs. We present in this paper a generic algorithm for the parallel evaluation of arithmetic circuits when the underlying algebraic structure is commutative and is either a semi-ring, a ring or a lattice. Our rst contribution is a uni ed presentation of known and new algorithms designed for each case.
The boolean circuits constitute a theoretical model for parallel computations and the complexity classes NC k , NC are de ned upon this model 7] . Thus, any parallel computation is equivalent to the parallel evaluation of the corresponding boolean circuit. Since the boolean algebra (fTrue; Falseg;_;^) is a lattice, algebraic properties can be taken into account in order to speed up the parallel evaluation of boolean circuits. Our other contribution consists in a new algorithm for the parallel evaluation of lattice circuits; its complexity improves the best known results 19]. We introduce a new measure, the maximal number of alternances, to which the complexity is related. It has to be noticed that Ladner has shown that the boolean circuit evaluation problem is P-complete.
In the framework of parallel evaluation, two cases can be distinguished: expressions and circuits. An expression is a formula where every variable and every intermediate result can serve only once as an operand. It can be represented as a tree, and optimal algorithms exist with a EREW S ( n log n ; log n) complexity The evaluation of an arithmetic circuit with operations in a commutative semiring (SR; +; ; 0; 1) can be done by Miller, Ramachandran and Kaltofen's algorithm 2 
18
]. It has a complexity of CREW SR (M(n); log n(log n + log d)), where d denotes the arithmetic degree of the circuit and n the number of nodes. It consists in applying repeatedly a sequence of three procedures. The rst one groups two successive + nodes into one, the second evaluates + nodes having their operands evaluated, and the last one evaluates or shunts nodes 1 The notation EREW S (nb of proc; time) is due to Karp and Ramachandran 14] ; it means that the computation time of the algorithm on a EREW (Exclusive Read Exclusive Write) PRAM is O(time), where an operation on the structure S is done in one unit of time, while the number of processors required to achieve this time is O(nb of proc). The notation CREW S (nb of proc; time) just di ers on the parallel machine performing the computation: it is a CREW (Concurrent Read Exclusive Write) PRAM. Similarly, when the parallel machine is a CRCW (Concurrent Read Concurrent Write) PRAM, the notation CRCW S (nbofproc; time) will be employed.
For this last case, it does not matter which kind of CRCW-PRAM is used. 2 In the following, Miller, Ramachandran and Kaltofen will be abbreviated in MRK.
(the shunt is the equivalent of the rake of Kosaraju 
]).
A lattice (L; ; ) is a set L in which two internal operations, and , are commutative and associative and satisfy the absorption law: 8a; b 2 L; (a b) a = (a b) a = a. In this paper we shall restrict the work to distributive lattices. Miller and Teng 19] proposed two algorithms for the contraction of distributed lattice circuits. They are based on MRK's algorithm 18], designed for circuits with operations in a semi-ring. The rst one consists in two simultaneous executions of this algorithm, one considering as the addition and as the multiplication, and the other inverting the roles of and . The rst having completed its computation stops the second. The other algorithm consists in applying the basic procedure of contraction twice at each step, the rst one with as multiplication, the second with as CREW L (M(n); log n(log n + log d)): The main bene t of Miller and Teng's algorithms is their simplicity, since you just have to run MRK's algorithm twice. However, this simplicity is counterbalanced by a loss of performance. Actually, its major drawback comes from the di erence of treatment between and , whereas in a lattice they have exactly the same properties.
The algorithm presented in this paper (section 2) is a generalization of MRK's algorithm; on the one hand, it is designed to handle algebraic structures of di erent kinds; on the other hand, it fully exploits the symmetric properties of and in the lattice case. It is composed of four procedures. The rst operation, called Group, groups + nodes by means of matrix multiplications, and it groups both and nodes in the lattice case. The second one, Eval, evaluates + (resp. ) nodes as well (resp. ) nodes having their operands already evaluated. The third one is a partial evaluation of the nodes having some of their operands evaluated; its name is PartialEval. A generalization of the Shunt is then performed on nodes, or on and nodes in the lattice case, suppressing chains of unary (resp. and ) nodes; thus it is called Suppress.
This algorithm can be modulated in order to be a simple extension of the tree contraction technique, to correspond to MRK's algorithm for circuits over semi-rings, or to be a very e cient algorithm in the lattice case. Its complexity is thus the same as MRK's complexity in the semi-ring case.
For the lattice case, this algorithm has a rst complexity upper bound of CREW L (M(n); log n(log n + log d)), which means that it is (at least) as ecient as Miller and Teng's algorithms. Another upper bound is CREW L (M(n); (h a + log n) log n), where h a is the maximal number of alternances of and on any path between a value node and a result node in the circuit. Proofs of these bounds are to be found in section 3.
In section 4, some applications of this algorithm are presented. These examples are classical test problems, in order to check if the evaluation algorithm achieves good performances on well-known problems. The rst one illustrates the power of this algorithm as complexity predictor: it gives a O(log n) time complexity on a CRCW?PRAM for the sort, when given as input the insertion sort algorithm. The second problem is the addition and the multiplication of two n-bit numbers: the practical complexity matches the theoretical one, since the experimental time is logarithmic; this algorithm used as a compiler produces in this case an adder of linear width and logarithmic depth starting from the boolean equations of the addition, this means that it produces automatically an adder equivalent to Brent and Kung's adder 3]. Lastly, the limits of our algorithm are given: for the P-complete lexicographic maximal independent set problem 6], it evaluates the corresponding circuit in linear parallel time. Since the evaluation algorithm gives satisfying results on these problems, some real applications are considered as future work.
Algorithm

De nitions and notations
A commutative semi-ring (SR; +; ; 0; 1) is a set SR in which two internal operations, + and , are associative and commutative, have a unit element (0 for + and 1 for ) and is distributive with respect to +. In a commutative ring, every element has an inverse for +.
A lattice (L; ; ) is a set L in which two internal operations, and , are commutative and associative and satisfy the absorption law: 8a; b 2 L; (a 
From the absorption law, we can deduce the idempotency of and : 8a 2 L; a a = a a = a. In this paper, we will restrict the work in two directions: on the one hand, we consider only distributive lattices, i.e. lattices where is distributive with respect to , which implies that is also distributive with respect to ; on the other hand, we limit ourselves to lattices with a greatest element e (a unit element for ) and a smallest element " (a unit element for ). Actually, this second assumption is not restrictive, since it is possible to add dummy e and " elements to L; we also have 8x 2 L; e x = e and " x = " because of the absorption law.
Notations: in what follows, S stands for an arbitrary algebraic structure, whereas L stands for a lattice, and + and represent operations from a semi-ring or a ring, and stand for lattice operations.
In each of these structures, an arithmetic operation (either an addition or a multiplication) is assumed to be performed in unit time. In the case of a totally ordered lattice, it happens that the addition or multiplication of n elements can be performed in constant time with O(n 2 ) processors on a CRCW ?PRAM.
In the following, arithmetic circuits are represented by DAGs. The vertices are labeled as leaves, + or nodes, or or nodes. The out-degree of leaves is 0, the out-degree of +, and nodes is 1 (operations of variable arity), the out-degree of nodes is 2. The edges are directed top-down, from the operator to the operands; they are weighted with (a x)-like linear functions or (a x b)-like a ne functions.
Notations: v and w denote nodes of the DAG, usually with w representing any child of v. The adjacency matrix associated to the DAG is denoted by U; its coe cients represent the linear or a ne functions weighting the edges: if the function is linear, it is simply represented as a single coe cient whereas an a ne function is represented as a pair of coe cients.
The four basic operations of the contraction algorithm are detailed in the following paragraphs.
Parallel evaluation algorithm Eval
The most obvious procedure is Eval: when a node knows the value of all its operands, it computes a value and becomes a leaf, i.e. it disconnects itself from its children. This can be done with CREW S (n 2 ; log n) complexity and CRCW L (n 2 ; 1) complexity in a totally ordered lattice.
Group
We generalize the \MM" operation of MRK's algorithm. In the latter, they use only linear functions on the edges, and they group + operations by matrix products (which correspond to one step of a transitive closure computation), so as to transform two successive + nodes into a single one, and to compute the result of n-ary +. is the matrix of weights of the edges from a + node to a node or to a leaf. As far as lattices are concerned, since and are symmetric, nodes are grouped as well as , and thus we de ne four auxiliary matrices from the adjacency matrix U:
{ U (resp. U ) is the matrix of weights of the edges between two (resp. ) nodes, { U : (resp. U : ) is the matrix of weights of the edges from a (resp. ) node to a (resp. ) node or to a leaf. followed by U ? U :U
Since the coe cients of the matrices represent a ne functions, usual matrix products can not be used and have to be slightly modi ed:
when nodes are grouped, and 
PartialEval
This procedure and the following one form a generalization of MRK's Shunt of nodes; they allow one to shunt both and nodes.
Any node having leaves children computes its partial result and puts the result on one (or any in the lattice case 3 ) edge to a non-leaf child if one exists; otherwise the node keeps only one child (a leaf) and puts its value on the edge between them. This procedure has a CREW S (n 2 ; log n) complexity, and a CRCW L (n 2 ; 1) complexity in a totally ordered lattice.
Suppress
The previous procedure may have created unary nodes. We now \compress" the chains of unary nodes (only the nodes in the semi-ring case, both and nodes in the lattice case). A pointer-jumping technique is used; it consists in repeating the following process until no node has a unary child: each node which has a unary child disconnects itself from this child and connects to the only grand-child originated from the unary child. For the whole evaluation of the DAG, the total cost of Suppress is CREW S (n; log n) and CRCW S (n; log n). 
Remark
For the CREW version of this algorithm, the read/write protocol is the following: we work with two copies of the DAG, an old copy used to read the old values and a new, modi ed copy, so as to avoid write con icts; the nodes and the adjacency matrices are then updated. This allows to perform in parallel the matrices products, using old matrices and then updating them.
Complexity
In this section, an upper bound of the complexity of the previous algorithm is given. In the lattice case, it is split into three parts. The rst one involves an algebraic measure, depending on the function computed by the DAG: h ) computes the identity function, whose algebraic degree is equal to one, whereas the degree of the DAG is 2. This de nition permits to manage such pathological cases; however, d can be thought as the usual degree in a rst approach.
De nition 2 We then de ne h a as the maximal number of alternances on a path from an output node to a leaf of and nodes 4 . 4 This notion of alternance should not be confused with the notion of alternance de ned for alternative Turing machine: in the latter context, the notion of alternance refers to the number of random choices made during a given execution.
More formally, h a (v) is equal to 1 if v is a leaf, These two quantities permit to measure the parallel complexity of the DAG, as shown in the following theorem.
Theorem 1 An upper bound for the complexity of algorithm 1 is :
CREW L (M(n); log(n) min(log(nd); h a + log(n))) and CRCW L (M(n); min(log(nd); h a + log(n)))
Proof
An easy point to prove is the complexity of the procedure Phase: the complexity of the procedure Phase is CREW(M(n); log n) and CRCW (M 0 (n); 1) in a totally ordered lattice. 2
The number of applications of the procedure Phase is a little bit more tricky to establish. First of all, an upper bound is established using a new quantity, the height of a DAG (this rst upper bound is based on MRK's proof).
Let's de ne h as follows: v being a node of the DAG, let h (v) be 1 if v is a leaf, The height h (resp. h ) of a DAG is the maximum of the heights of its nodes.
We assume that there is no unary node in the entry DAG (thanks to the preprocessing ending up with Suppress). Following MRK proof's scheme, let's show that h is divided by 2 by one application of Phase. Let . If h (v) = 1, since there is no unary node, v is either a leaf or a node whose children are leaves. After Eval, v is a leaf, and thus v 0 is a leaf, which is opposite to the assumption. If h (v) = 3 2 , then v is a node whose children are either nodes with only leaves children, or and possibly leaves. After Group, every child of v is a leaf, and after Eval v itself is also a leaf. Thus, v 0 is a leaf, and this is a contradiction. The case where v 0 is a node is completed.
If v 0 is a node, h (v 0 ) = ](w 0 child of v 0 ). It is enough to prove that every w antecedent of w 0 has a height 2, thanks to corollary 1. If h (w) < 2, h (w) = 1 or h (w) = 3 2 . If h (w) = 3 2 , then (cf previous case) after Group w is a node having only leaves children. If h (w) = 1, after Group w is also a node having only leaves children. In both cases, after Eval w is a leaf. Since w 0 is a child of v 0 , w must be the only child of v after PartialEval. Thus, v is a unary node and after Suppress it is disconnected from its parents. This means that v 0 is an output node, which is a contradiction. Hence, every w antecedent of w 0 child of v 0 has a height 2, and h (v) P h (w) 2 P h (w 0 ) = 2h (v 0 ) (by corollary 1). Our induction is correctly founded, let's treat the general case now. { General Case. The induction hypothesis is that for any subcircuit U w of size k (i.e. with a number of nodes k), and such that w 0 , the image of w, is neither a leaf nor an output node, the height of w is divided by (at least) 2 by Phase. In conclusion, the property is true for nodes. If v is a node, v 0 is also a node. h (v 0 ) = P h (w 0 child of v 0 ). Thanks to corollary 1, we only need to prove that for each w 0 , h (w 0 ) 1 2 h (w). w 0 is not an output node since it has a parent v 0 . If w 0 is not a leaf, then, the induction hypothesis applies, and h (w 0 ) 1 2 h (w). The only delicate case occurs when w 0 is a leaf. Let's show that h (w) 2. By a mean of contradiction, if h (w) < 2, as for the initial case, v 0 would be an output node. This is a contradiction with the initial assumption on v 0 . Hence, we deduce that h (w) 2 if w 0 is a leaf. So h (v 0 ) = P h (w 0 child of v 0 ) 1 2 P h (w) h (v) .
By this induction, we proved that for any node in the DAG which is not transformed into a leaf or an output node by Phase, its height h is divided by 2. 2
Let h = min(h ; h ).
Theorem 3 Each application of Phase on a circuit divides its height h = min (h ; h ) by 2.
It is true for h . Since algorithm 1 deals with and in a symmetric manner, it is also true for h ; hence, it is true for h the minimum of h and h . 2
By this theorem, after dlog 2 he applications of Phase, a circuit of height h is transformed into a circuit with only leaves and output nodes. One Eval is enough to evaluate every node. (Note that the preprocessing does not increase the height, and thus its in uence can be neglected).
MRK proved that h Secondly, the preprocessing plays an important role: Group computes a transitive closure of nodes and nodes. After Group , h a is the length of the longest path of the DAG +1. Obviously, the parallel evaluation time of a DAG is less than the length of its longest path: h a applications of Eval are enough to evaluate the DAG, a fortiori h a applications of Phase su ce to evaluate it.
If these results are put together, they involve theorem 1: at most O(min(log(nd); h a +log(n))) applications of Phase are enough in order to evaluate every node of the DAG.
Remark
The complexity of the preprocessing is bounded by the complexity of log n Phase; the preprocessing can even be replaced by log n applications of Phase if an homogeneous algorithm is preferred instead.
Applications
The aim of the following examples is only to illustrate the e ciency of algorithm 1. They have been chosen because their time complexity is already well-known and thus the comparison between the best implementation and the performances of our algorithm is possible. The results we obtain are encouraging. Real applications are mentioned at the end of this section and will constitute our future work.
Addition and multiplication of two n-bit numbers
In order to illustrate the complexity of algorithm 1, we have simulated its execution and counted the number of applications of Phase. The input straightline programs are classical \paper-and-pencil" algorithms for in nite precision -either integer or xed-point real -arithmetic, described with boolean gates. Let's consider the addition of two integers, the adaptation to real xed-point addition being straightforward. Let It may be noticed that we consider here the VLSI speci cation as simple as possible.
The corresponding boolean circuit has O(n) nodes. Its degree is linear in the n, and h a is also linear. Thus, the predicted complexityis CRCW L (M 0 (n); log n) 5 . On gure 4, we can check that this complexity is achieved, and that the constants are small. Since the parallel time is logarithmic for the tree contraction technique, and since this algorithm requires only a linear number of processors, this result means that an adder with a linear number of gates and a logarithmic delay exists. It can even be built if this contraction algorithm is used as a compiler instead of being used as an interpreter. An adder with the same properties has been proposed by Brent and Kung 3] . Our algorithm presents the advantage that it can build the circuit automatically from the classical boolean equations of the addition. The same results (logarithmic time, small constants) occur when the boolean circuit for the multiplication of two n-bit numbers is evaluated 20].
To obtain these results, only one test with arbitrary inputs has been done, in order to determine the number of steps needed to compute the result; indeed, there is no trick using the actual values of the inputs in the algorithm; thus, the number of steps is the same, whatever the inputs are. The addition requires the NOT operator. Goldschlager 11] has proven that a boolean circuit with NOT gates can be transformed into a monotone boolean circuit (without NOT gates). In fact we did not use this transformation; instead, we slightly modi ed the algorithm to be able to treat the NOT op- for this problem is thus automatically predicted, using a simple and a priori not highly parallel algorithm.
A P-complete boolean circuit
A problem of particular interest is the lexicographic maximal independent set problem, denoted by LMIS; actually, it is a P-complete problem. As a matter of fact, it happens that the LMIS is one of our worst cases. The LMIS problem is the following: let G = (V; E) be a graph, and V be a linearly ordered set: V = fv 1 ; : : :; v n g with v 1 > v 2 > : : : > v n . The LMIS problem consists in determining a maximal set of vertices that form an empty subgraph; this set must be maximal for the order on V 6 . A greedy sequential algorithm gives the solution, and the corresponding boolean circuit has an exponential degree, and a linear h a , the complexity bound for its parallel evaluation using algorithm 1 is thus O(n).
Application elds: circuits for xed-point arithmetic
First of all, some other boolean circuits can be studied in the same way as the addition or multiplication circuits. Thus an estimation of their depth can be easily obtained. If this estimation is good, it is then possible to \compile" the original circuit into another one, achieving the depth bound: algorithm 1 has to be applied \symbolically" on the circuit, i.e. each operation such as disconnect from the child and connect to a grand-child has to be physically realized, but no evaluation is performed. Furthermore, for the addition and multiplication circuits, it appears experimentally that the adjacency matrices are very sparse. Thus, if only the useful computations are performed for the Group operations, the number of simultaneous operations decreases signi cantly, i.e. the size of the circuit is small. For the addition circuit, only a linear number of operations are performed at each step, and then the size of the \compiled" circuit is small compared to the O(n 3 ) theoretical bound. It seems that the usual arithmetic operations -implemented either by power series or in a \CORDIC way" for instance -present the same characteristics: very good theoretical time, theoretically overestimated size which appears to be reasonable in practice. In such cases, algorithm 1 can be used as a preprocessor for VLSI design, in order to build a circuit with a good cost.
In other areas, algorithm 1 cannot be used because it evaluates a straight-line program with too many processors. However, the complexity result of section 3 can be used in order to estimate an upper bound of the parallel time required to solve a problem, as a predictor. Such areas include for instance graph theory: problems such as the computation of connected components are expressed in terms of lattice operations (min -max), optimization problems or reliability studies require either lattice (min -max) or semi-ring (max -+, -) operations and nally enumeration problems use a semi-ring. Lastly, simulations of discrete events systems (modeled by timed Petri nets for instance) perform computations in the semi-ring (IR; max; +).
Conclusion
In this paper, an algorithm for the parallel contraction of arithmetic circuits has been presented. Firstly, it uni es the various algorithms designed for di erent algebraic structures. Secondly, it improves previous algorithms by the use of the lattice's algebraic properties, and by a symmetric treatment of the lattice's and operations. Its complexity is CREW S (M(n); log n min(log n+ log d; h a + log n)), where d is the algebraic degree of the circuit, and h a is the maximal number of alternances of and in the DAG in the lattice case, +1 otherwise. In most problems, this bound is rather tight, thus this algorithm appears as a predictor for the time complexity of an algorithm, and as an indicator of the algebraic properties that have to be taken into account, in order to reach this time. The mapping issue is not covered by this approach: rstly, the material resources criterion is not minimized (the number of processors in a parallel computation or the area of a VLSI circuit); secondly, the problem of reusing the processing components is not considered. Further work has to be done in order to attain a trade-o between time and material resources -re ecting the AT 2 measure of quality in VLSI design.
More generally, this easy-to-compute complexity estimation provided by algorithm 1 is particularly interesting: it can be used to detect the existence of reductions in numerical programs: actually, a constant h a for instance means that one operation prevails, and that reductions based on this operation probably exist. A linear d means that reductions of \dot-product" kind are worth to be searched, whereas a linear d indicates that p p x i y i patterns are preferably to be looked for. This is valid even if the and operations do not de ne a lattice. Thus, the complexity results established in x3 can be integrated in automatic parallelizing tools, in order to guide the detection of reductions: indeed, the reduction procedures are now integrated in most of the parallel languages (HPF, MPI, . . . ) because they are performed e ciently on most of the highly parallel arithmetic units. Since the detection algorithms are rather costly and cannot be applied to the whole numerical program to be parallelized, they really need such an expert tool to guide them.
